

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria. Virginia 22313-1450

Alexandria www.uspto		22313-14	50
www.uspto	.gov		

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/697,751	10/30/2003	Woogeun Rhee	YOR920030258US1	8750
7590 11/08/2004		EXAMINER		
William E. Lewis		NGUYEN, LINH M		
Ryan, Mason &	Ł Lewis, LLP		<u></u>	
90 Forest Aven	•		ART UNIT	PAPER NUMBER
Locust Valley,	NY 11560		2816	

DATE MAILED: 11/08/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

	•			/ª* X			
		Application No.	Applicant(s)				
Office Action Summary		10/697,751	RHEE ET AL.				
		Examiner	Art Unit				
		Linh M. Nguyen	2816				
Period f	The MAILING DATE of this communior Reply	cation appears on the cover sheet wi	th the correspondence addre	ss			
THE - External control	IORTENED STATUTORY PERIOD FO MAILING DATE OF THIS COMMUNION ensions of time may be available under the provisions of r SIX (6) MONTHS from the mailing date of this commit e period for reply specified above is less than thirty (30 D period for reply is specified above, the maximum stature to reply within the set or extended period for reply reply received by the Office later than three months afted patent term adjustment. See 37 CFR 1.704(b).	CATION. of 37 CFR 1.136(a). In no event, however, may a reunication. of days, a reply within the statutory minimum of thirt tutory period will apply and will expire SIX (6) MON will, by statute, cause the application to become AB	eply be timely filed y (30) days will be considered timely. THS from the mailing date of this commit ANDONED (35 U.S.C. § 133).	unication.			
Status							
1)	Responsive to communication(s) file	d on 30 October 2003					
2a)□		esponsive to communication(s) filed on <u>30 October 2003</u> . his action is FINAL .					
3)□		' —	ers, prosecution as to the mo	erits is			
٠,١	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposit	ion of Claims						
5)□ 6)⊠ 7)□	Claim(s) 1-15 is/are pending in the a 4a) Of the above claim(s) is/are Claim(s) is/are allowed. Claim(s) 1-15 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restrict	e withdrawn from consideration.					
Applicat	ion Papers						
9)[The specification is objected to by the	Examiner.					
10)⊠	The drawing(s) filed on 30 October 20	003 is/are: a)⊡ accepted or b)⊠ ol	bjected to by the Examiner.				
	Applicant may not request that any object	tion to the drawing(s) be held in abeyan	ce. See 37 CFR 1.85(a).				
11\□	Replacement drawing sheet(s) including The path or deplacetion is chicated to						
	The oath or declaration is objected to	by the Examiner. Note the attached	Office Action of form P1O-	152.			
Priority (under 35 U.S.C. § 119						
a)	Acknowledgment is made of a claim f All b) Some * c) None of: 1. Certified copies of the priority of 2. Certified copies of the priority of 3. Copies of the certified copies of application from the Internation See the attached detailed Office action	documents have been received. documents have been received in A of the priority documents have been nal Bureau (PCT Rule 17.2(a)).	pplication No received in this National Sta	ge ·			
Attachmen	• •	_					
	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (P1	4) ∐ Interview S CO-948) Paper No/s	ummary (PTO-413) s)/Mail Date				
3) 🔯 Infor	mation Disclosure Statement(s) (PTO-1449 or Fer No(s)/Mail Date <u>03/11/04</u> .		formal Patent Application (PTO-15	2)			

Claims 1-15 are presented in the instant application according to the Applicants' filing on 10/30/03.

Inventorship

1. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Drawings

2. Figures 1B, 2A and 2B should be designated by a legend such as --Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g). Corrected drawings in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.121(d)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

4. Claims 1-6 and 9-14 are rejected under 35 U.S.C. 102(b) as being anticipated by Anderson (U.S. Patent No. 6,122,336).

With respect to claims 1 and 9, Anderson discloses, in Fig. 4, a voltage-controlled delay line and its corresponding method comprising a delay element [404, 406, 408, 410]; and a phase interpolation circuit [412, 414] coupled to the delay element, wherein the delay element and the phase interpolation circuit are operative to (i) obtain an input signal and a complement of the input signal; and (ii) use the input signal [$A\phi_1$] and the complement of the input signal [$A\phi_0$] to perform a phase interpolation process so as to realize a complete delay timing range with respect to the input signal.

With respect to claims 2 and 10, Anderson discloses, in Fig. 4, that the phase interpolation process is a second-order phase interpolation process.

With respect to claims 3 and 11, Anderson discloses, in Fig. 4, that the delay tuning range is equivalent to 180 degrees of a period of the input signal.

With respect to claims 4 and 12, Anderson discloses, that the delay tuning range is guaranteed over a process variation.

With respect to claims 5 and 13, Anderson discloses, that the delay timing range is guaranteed over a temperature variation.

Application/Control Number: 10/697,751

Art Unit: 2816

With respect to claims 6 and 14, Anderson discloses, in Fig. 4, that the complement of the input signal $[A\phi_0]$ is used to generate an absolute 180-degree phase reference (inverted).

5. Claim 15 is rejected under 35 U.S.C. 102(b) as being anticipated by Garlepp et al. (U.S. Patent No. 6,133,773).

With respect to claim 15, Garlepp et al. discloses, in Fig. 6 and 7, an apparatus for delaying an input signal comprising a memory [650]; and at least one processor coupled to the memory 650] and operative to (i) obtain an input signal [750] and a complement [760] of the input signal; and (ii) use the input signal [750] and the complement of the input signal [760] to perform a phase interpolation process [740] so as to realize a complete delay tuning range with respect to the input signal.

Claim Rejections - 35 USC § 103

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 7. Claims 7 and 8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Anderson (U.S. Patent No. 6,122,336) in view of Kim et al. (U.S. Patent No. 6,295,328).

With respect to claim 7, Anderson discloses, in Fig. 3 and 4, a delay-locked loop circuit comprising a voltage-controlled delay line comprising. (i) a delay element [404, 406, 408, 410], and (ii) a phase interpolation circuit [412, 414] coupled to the delay element; wherein the delay element and the phase interpolation circuit [412, 414] are operative to obtain an input signal and

Application/Control Number: 10/697,751

Art Unit: 2816

a complement of the input signal; and use the input signal $[A\phi_1]$ and the complement $[A\phi_0]$ of the input signal to perform a phase interpolation process so as to realize a complete delay tuning range with respect to the input signal;

Anderson fails to disclose a phase detector being coupled to the voltage-controlled delay line for generating an error signal for adjusting a phase shift associated with the voltage-controlled delay line.

Kim et al. discloses, Fig. 4, a delay locked loop having a phase detector [30] coupled to a voltage-controlled delay line [32] for generating an error signal (output of 30) for adjusting a phase shift associated with the voltage-controlled delay line.

To configure the circuit of Anderson et al. with a phase detector as taught by Kim et al. to provide a clock generator with simplified construction and high operational safety would have been obvious to one of ordinary skill in the art at the time of the invention since Kim et al. teaches that such configuration would facilitate design simplicity and safety enhancement (see Kim et al., col. 3, lines 26-27).

With respect to claim 8, Anderson discloses, in Fig. 3 and 4, a clock and data recovery circuit comprising a) a clock recovery circuit [300, 308]; b) a voltage-controlled delay line comprising: (i) a delay element [404, 406, 408, 410], and (ii) a phase interpolation circuit [412, 414] coupled to the delay element; wherein the delay element and the phase interpolation circuit [412, 414] are operative to obtain an input signal and a complement of the input signal; and use the input signal [$A\phi_1$] and the complement [$A\phi_0$] of the input signal to perform a phase

Application/Control Number: 10/697,751

Art Unit: 2816

interpolation process so as to realize a complete delay tuning range with respect to the input signal;

Anderson fails to disclose a data recovery circuit coupled to the voltage-controlled delay line for recovering data in accordance with a clock signal received from the voltage-controlled delay line.

Kim et al. discloses, Fig. 4, a data recovery circuit [33, 34, 35] being coupled to the voltage-controlled delay line for recovering data in accordance with a clock signal received from the voltage-controlled delay line.

To configure the circuit of Anderson et al. with a data recovery circuit as taught by Kim et al. to provide a clock generator with simplified construction and increased operational safety would have been obvious to one of ordinary skill in the art at the time of the invention since Kim et al. teaches that such configuration would facilitate design simplicity and safety enhancement (see Kim et al., col. 3, lines 26-27).

Citation of Relevant Prior Art

8. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Prior art Mnich (U.S. Patent No. 6,346,839) discloses a low power consumption integrated circuit delay locked loop and method for controlling the same.

Prior art Anderson (U.S. Patent No. 5,864,246) discloses a method and apparatus for doubling a clock signal using phase interpolation.

Art Unit: 2816

Inquiry

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Linh M. Nguyen whose telephone number is (571) 272-1749. The examiner can normally be reached on Alternate Mon, Tuesday - Friday from 7:00 to 4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on (571) 272-1740. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

LMN

LINH MY NGUYEN PRIMARY EXAMINER